

Form PTO-1449 Modified

List of Patents and Publications  
Cited by Applicant  
(Use several sheets if necessary)

U.S. Patent Department of Commerce  
Patent and Trademark Office

Docket No.:  
34650-00428

Serial No.:  
09/306,684

Applicants:  
Alf Larsson et al.

Filing Date:  
May 6, 1999

Group:  
2816

## U.S. PATENT DOCUMENTS

Examiner Initial		Document No.	Date	Name	Class	Subclass
AL	AA	5,841,304	11/24/98	Tam	327	161
AL	AB	5,793,228	08/11/98	Evans	326	098
AL	AC	5,682,115	10/28/97	Merritt	327	306
AL	AD	5,519,340	05/21/96	Rybicki et al.	326	088
AL	AE	5,465,347	11/07/95	Chao et al.	395	550
AL	AF	5,259,006	11/02/93	Price et al.	375	107

## FOREIGN PATENT DOCUMENTS

Examiner Initial		Document No.	Date	Country	Translation	
					Yes	No
AL	AG	JP 09 034586	02/07/97	Japan	X (Abstract Only)	
AL	AH	JP 09 134227	05/20/97	Japan	X (Abstract Only)	
AL	AI	JP 09 237611 63	10/04/88	Japan	X (Abstract Only)	
<del>AL</del>						

EXAMINER:

LUU

DATE CONSIDERED:

5/29/00

Form PTO-1449 Modified

List of Patents and Publications  
Cited by Applicant  
(Use several sheets if necessary)

U.S. Patent Department of Commerce  
Patent and Trademark Office

AUG 16 1999

Docket No.:

34650-00428

Serial No.:

09/306,684

Applicants:

Alf Larsson et al.

Filing Date:

May 6, 1999

Group:

2816

## OTHER DOCUMENTS

Examiner Initial		Author, Title, Date, Pertinent Pages, Etc.
AL	AJ	Patrik Larsson; <i>Skew Safety and Logic Flexibility in a True Single Phase Clocked System</i> ; 1995 IEEE International Symposium on Circuits and Systems, Seattle; April 30, 1995; pp. 941-944.
AL	AK	Robert Rogenmoser and Qiuting Huang; <i>An 800 MHz 1-Micron CMOS Pipelines 8-Bit Adder Using True Single-Phase Logic-Flip-Flops</i> ; IEEE 1995 Custom Integrated Circuits Conference; May 1, 1995; pp. 581-584.
AL	AL	Jiren Yuan and Christer Svensson; <i>High-Speed CMOS Circuit Technique</i> ; IEEE Journal of Solid-State Circuits, Vol, 24, No. 1; February 1989; pp. 62-70.
AL	AM	Qiuting Huang and Robert Rogenmoser; <i>Speed Optimization of Edge-Triggered CMOS Circuits for Gigahertz Single-Phase Clocks</i> ; IEEE Journal of Solid-State Circuits, Vol. 31, No. 3; March 1996; pp. 456-465.
AL	AN	Nelson F. Goncalves and Hugo J. DeMan; <i>NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures</i> ; IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 3; June 1983; pp. 261-266.
AL	AO	Takayasu Sakurai and A. Richard Newton; <i>Delay Analysis of Series-Connected MOSFET Circuits</i> ; IEEE Journal of Solid-State Circuits, Vol. 26, No. 2; February 1991; pp. 122-131.
	AP	PCT International Search Report dated July 12, 1999.

EXAMINER:

5/29/00

DATE CONSIDERED:

LUN

RECEIVED

AUG 18 1999

TECHNOLOGY CENTER 2800